Loading tool…
Loading interactive tool…

How this tool works

Twelve guided modules progress from individual gates and number representation to sequential logic, timing, data conversion, and modulation.

Quantitative plots label time, voltage, frequency, code, and logic-level units explicitly.

Expressions, bit widths, counters, graph samples, restored state, and imported data are bounded before evaluation.

Core equations

Y=A·BY=A⊕BSum=A⊕B⊕CinLSB=Vref/(2ᴺ−1)Vavg=D·Vhigh

Assumptions

  • Logic states are ideal binary values unless rise, fall, and propagation times are explicitly entered.
  • ADCs and DACs are ideal, monotonic, unipolar converters.
  • PWM load-power calculations assume a resistor.

Limitations

  • Not a replacement for HDL simulation, metastability analysis, setup/hold timing, clock-domain crossing review, signal-integrity analysis, real converter datasheets, or FPGA/ASIC implementation verification.

References and verification

  • Mano and Ciletti, Digital DesignBoolean logic, combinational circuits, sequential circuits, and counters.
  • Floyd, Digital FundamentalsIntroductory digital electronics, data conversion, and timing.